Nature Communications

Gate-level three-dimensional integration of two-dimensional logic cells

2026-09-07

Full text

DOI https://doi.org/10.1038/s41467-026-77530-z